boards: silabs: siwx91x: Expose real layout of the flash #93482
+66
−14
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Opening a new PR after the old one was reverted due to a CI failure.
The issue appeared from the merge of PR #92702 (comment), which introduced a new siwx917 SoC board with the "old" flash layout in DTS, while PR #93271 introduces the new flash layout.
To resolve this issue, I have fixed the flash layout of the new board in this PR as well.
This also resolves #93476 (tested on a real board).
I apologize for the inconvenience.
Old description:
The Network Coprocessor on SiWx91x owns a large part of the flash. Zephyr is not expected to access to theses areas.
However, it is still technically possible to access these. In addition, we prefer the DTS contains a comprehensive and transparent description of the hardware. So update the DTS with the real partitioning of the SoC.
Reference documentation is available here1.
an1416-siwx917-soc-memory-map.pdf