GitHub - ali-asnaashari/Field_Programmable_Gate_Array_FPGA_Course: FPGA 2022/1400, Fall CSE & IT Dept., Shiraz University

Name		Name	Last commit message	Last commit date
Latest commit History 58 Commits
5-bit-Upcounter-JKFlipFlop		5-bit-Upcounter-JKFlipFlop
AlwaysBlock-4Bit_UpCounter		AlwaysBlock-4Bit_UpCounter
AlwaysBlock-5Bit_UpCounter		AlwaysBlock-5Bit_UpCounter
BCD_To_SevenSegment		BCD_To_SevenSegment
BCD_to_7segment		BCD_to_7segment
Circuit Design		Circuit Design
Common-Questions		Common-Questions
D-FlipFlop		D-FlipFlop
D-Latch		D-Latch
Decimal_To_BCD_Converter		Decimal_To_BCD_Converter
Decimal_To_SevenSegment		Decimal_To_SevenSegment
Documentation		Documentation
Dual-Port_RAM_Asynchronous		Dual-Port_RAM_Asynchronous
Dual-Port_RAM_synchronous		Dual-Port_RAM_synchronous
FSM-Sequence		FSM-Sequence
Half-Adder		Half-Adder
JK Flip Flop		JK Flip Flop
JK-FlipFlop-4Bit-UpCounter		JK-FlipFlop-4Bit-UpCounter
JK-FlipFlop-Five-Bit-UpCounter		JK-FlipFlop-Five-Bit-UpCounter
Lecture		Lecture
Mul-Accumulate-Register		Mul-Accumulate-Register
Parametric Full-Adder		Parametric Full-Adder
Pipeline_Multiplier		Pipeline_Multiplier
SR-Latch		SR-Latch
Sequence-Detector-V1(Return Boolean)		Sequence-Detector-V1(Return Boolean)
Sequence-Detector		Sequence-Detector
Shift-Register-Priority-VersionOne		Shift-Register-Priority-VersionOne
Shift-Register-Priority-VersionThree		Shift-Register-Priority-VersionThree
Shift-Register-Priority-VersionTwo		Shift-Register-Priority-VersionTwo
SignlePortRAM_ReadFirstMode		SignlePortRAM_ReadFirstMode
Single_port_BRAM_byte_wide		Single_port_BRAM_byte_wide
T-FlipFlop		T-FlipFlop
Unsigned-Adder		Unsigned-Adder
oneHotDecoder		oneHotDecoder

Provide feedback