@@ -1606,8 +1606,6 @@ pub trait ChannelInternal: RawChannelAccess {
1606
1606
1607
1607
fn set_memsize ( & self , value : MemSize ) ;
1608
1608
1609
- fn is_error ( & self ) -> bool ;
1610
-
1611
1609
#[ inline]
1612
1610
fn channel_ram_start ( & self ) -> * mut u32 {
1613
1611
unsafe {
@@ -1641,10 +1639,6 @@ pub trait TxChannelInternal: ChannelInternal {
1641
1639
// Event::Error, Event::End, Event::Threshold
1642
1640
fn get_tx_status ( & self ) -> Option < Event > ;
1643
1641
1644
- fn is_tx_done ( & self ) -> bool ;
1645
-
1646
- fn is_tx_threshold_set ( & self ) -> bool ;
1647
-
1648
1642
fn reset_tx_threshold_set ( & self ) ;
1649
1643
1650
1644
fn set_tx_threshold ( & self , threshold : u8 ) ;
@@ -1713,8 +1707,6 @@ pub trait RxChannelInternal: ChannelInternal {
1713
1707
// Event::Error, Event::End, Event::Threshold
1714
1708
fn get_rx_status ( & self ) -> Option < Event > ;
1715
1709
1716
- fn is_rx_done ( & self ) -> bool ;
1717
-
1718
1710
fn start_receive ( & self ) {
1719
1711
self . clear_rx_interrupts ( ) ;
1720
1712
self . set_rx_wrap_mode ( false ) ;
@@ -1898,19 +1890,6 @@ mod chip_specific {
1898
1890
. modify ( |_, w| unsafe { w. mem_size ( ) . bits ( blocks) } ) ;
1899
1891
}
1900
1892
}
1901
-
1902
- #[ inline]
1903
- fn is_error ( & self ) -> bool {
1904
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
1905
- let int_raw = rmt. int_raw ( ) . read ( ) ;
1906
- let ch_idx = ch_idx ( self ) ;
1907
-
1908
- if A :: Dir :: is_tx ( ) {
1909
- int_raw. ch_tx_err ( ch_idx) . bit ( )
1910
- } else {
1911
- int_raw. ch_rx_err ( ch_idx) . bit ( )
1912
- }
1913
- }
1914
1893
}
1915
1894
1916
1895
impl < A > TxChannelInternal for A
@@ -2014,18 +1993,6 @@ mod chip_specific {
2014
1993
}
2015
1994
}
2016
1995
2017
- #[ inline]
2018
- fn is_tx_done ( & self ) -> bool {
2019
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2020
- rmt. int_raw ( ) . read ( ) . ch_tx_end ( self . channel ( ) ) . bit ( )
2021
- }
2022
-
2023
- #[ inline]
2024
- fn is_tx_threshold_set ( & self ) -> bool {
2025
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2026
- rmt. int_raw ( ) . read ( ) . ch_tx_thr_event ( self . channel ( ) ) . bit ( )
2027
- }
2028
-
2029
1996
#[ inline]
2030
1997
fn reset_tx_threshold_set ( & self ) {
2031
1998
let rmt = crate :: peripherals:: RMT :: regs ( ) ;
@@ -2153,13 +2120,6 @@ mod chip_specific {
2153
2120
}
2154
2121
}
2155
2122
2156
- #[ inline]
2157
- fn is_rx_done ( & self ) -> bool {
2158
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2159
- let ch_idx = ch_idx ( self ) ;
2160
- rmt. int_raw ( ) . read ( ) . ch_rx_end ( ch_idx) . bit ( )
2161
- }
2162
-
2163
2123
#[ inline]
2164
2124
fn stop_rx ( & self ) {
2165
2125
let rmt = crate :: peripherals:: RMT :: regs ( ) ;
@@ -2288,12 +2248,6 @@ mod chip_specific {
2288
2248
rmt. chconf0 ( self . channel ( ) as usize )
2289
2249
. modify ( |_, w| unsafe { w. mem_size ( ) . bits ( value. blocks ( ) ) } ) ;
2290
2250
}
2291
-
2292
- #[ inline]
2293
- fn is_error ( & self ) -> bool {
2294
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2295
- rmt. int_raw ( ) . read ( ) . ch_err ( self . channel ( ) ) . bit ( )
2296
- }
2297
2251
}
2298
2252
2299
2253
impl < A > TxChannelInternal for A
@@ -2402,18 +2356,6 @@ mod chip_specific {
2402
2356
}
2403
2357
}
2404
2358
2405
- #[ inline]
2406
- fn is_tx_done ( & self ) -> bool {
2407
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2408
- rmt. int_raw ( ) . read ( ) . ch_tx_end ( self . channel ( ) ) . bit ( )
2409
- }
2410
-
2411
- #[ inline]
2412
- fn is_tx_threshold_set ( & self ) -> bool {
2413
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2414
- rmt. int_raw ( ) . read ( ) . ch_tx_thr_event ( self . channel ( ) ) . bit ( )
2415
- }
2416
-
2417
2359
#[ inline]
2418
2360
fn reset_tx_threshold_set ( & self ) {
2419
2361
let rmt = crate :: peripherals:: RMT :: regs ( ) ;
@@ -2534,12 +2476,6 @@ mod chip_specific {
2534
2476
}
2535
2477
}
2536
2478
2537
- #[ inline]
2538
- fn is_rx_done ( & self ) -> bool {
2539
- let rmt = crate :: peripherals:: RMT :: regs ( ) ;
2540
- rmt. int_raw ( ) . read ( ) . ch_rx_end ( self . channel ( ) ) . bit ( )
2541
- }
2542
-
2543
2479
#[ inline]
2544
2480
fn stop_rx ( & self ) {
2545
2481
let rmt = crate :: peripherals:: RMT :: regs ( ) ;
0 commit comments