|
| 1 | +# AD485X-FMCZ HDL Project |
| 2 | + |
| 3 | +- Evaluation boards product page: |
| 4 | + - [EVAL-AD4851](https://www.analog.com/eval-ad4851) |
| 5 | + - [EVAL-AD4852](https://www.analog.com/eval-ad4852) |
| 6 | + - [EVAL-AD4853](https://www.analog.com/eval-ad4852) |
| 7 | + - [EVAL-AD4854](https://www.analog.com/eval-ad4853) |
| 8 | + - [EVAL-AD4855](https://www.analog.com/eval-ad4855) |
| 9 | + - [EVAL-AD4856](https://www.analog.com/eval-ad4856) |
| 10 | + - [EVAL-AD4857](https://www.analog.com/eval-ad4857) |
| 11 | + - [EVAL-AD4858](https://www.analog.com/eval-ad4858) |
| 12 | + |
| 13 | +- System documentation: https://wiki.analog.com/resources/eval/user-guides/ad4858_fmcz/ad4858_fmcz_hdl |
| 14 | +- HDL project documentation: http://analogdevicesinc.github.io/hdl/projects/ad585x_fmcz/index.html |
| 15 | + |
| 16 | +## Supported parts |
| 17 | + |
| 18 | +| Part name | Resolution | Description | |
| 19 | +|-----------------------------------------|:----------:|--------------------------------------------------| |
| 20 | +| [AD4851](https://www.analog.com/ad4851) | 16-bit | Buffered, 4-Channel Simultaneous Sampling, 250kSPS DAS | |
| 21 | +| [AD4852](https://www.analog.com/ad4852) | 20-bit | Buffered, 4-Channel Simultaneous Sampling, 250kSPS DAS | |
| 22 | +| [AD4853](https://www.analog.com/ad4853) | 16-bit | Buffered, 4-Channel Simultaneous Sampling, 1MSPS DAS | |
| 23 | +| [AD4854](https://www.analog.com/ad4854) | 20-bit | Buffered, 4-Channel Simultaneous Sampling, 1MSPS DAS| |
| 24 | +| [AD4855](https://www.analog.com/ad4855) | 16-bit | Buffered, 8-Channel Simultaneous Sampling, 250 kSPS DAS | |
| 25 | +| [AD4856](https://www.analog.com/ad4856) | 20-bit | Buffered, 8-Channel Simultaneous Sampling, 250 kSPS DAS| |
| 26 | +| [AD4857](https://www.analog.com/ad4857) | 16-bit | Buffered, 8-Channel Simultaneous Sampling, 1 MSPS DAS | |
| 27 | +| [AD4858](https://www.analog.com/ad4858) | 20-bit | Buffered, 8-Channel Simultaneous Sampling, 1 MSPS DAS | |
| 28 | + |
| 29 | +## Building the project |
| 30 | + |
| 31 | +Please enter the folder for the FPGA carrier you want to use and read the README.md. |
0 commit comments